Abstract-In this paper, using three-dimensional statistical numerical simulations, the authors study the intrinsic parameter fluctuations introduced by random discrete dopants, line edge roughness (LER), and oxide-thickness variations in realistic bulk MOSFETs scaled to 25, 18, 13, and 9 nm. The scaling is based on a 35 nm MOSFET developed by Toshiba, which has also been used for the calibration of the authors' "atomistic" device simulator. Special attention is paid to the accurate resolution of the individual discrete dopants in the drift-diffusion simulations by introducing density-gradient quantum corrections for both electrons and holes. In the LER simulations, two scenarios have been adopted: In the first one, LER follows the prescriptions of the International Roadmap for Semiconductors; in the second one, LER is kept constant close to the current best values. Combined effects of the different sources of intrinsic parameter fluctuations have also been simulated in the 35 nm reference devices and the results for the standard deviation of the threshold voltage compared to the measured values.
I. INTRODUCTION
C URRENTLY, it is widely recognized that the variability in device characteristics will be one of the major stumbling blocks to scaling and integration for future generations of nano-CMOS transistors and circuits [1] - [3] . The intrinsic parameter fluctuations introduced by the discreteness of charge and matter, which cannot be eliminated by tightening the process control, have an increasing contribution to the variability of the scaled devices [4] . Among the major sources of such fluctuations are random discrete dopants (RDD) [5] - [9] , line edge roughness (LER) [10] - [13] , and oxide-thickness variations (OTV) [14] , [15] . Currently, with very few exceptions [13] , [16] , the impact of these sources has been studied using numerical simulations mainly in separation [14] , [15] , [17] - [23] , and in idealized devices [4] , [8] , [13] - [17] , [19] , [21] , or in more realistic devices corresponding to early or single technology generations [9] , [20] , [23] .
In our previously published work, we have focused on individual sources of fluctuation, usually in idealized generic device structures, or realistic structures from a single technology node [24] - [27] . In this paper, we study, using statistical three-dimensional (3-D) simulations, the intrinsic parameter fluctuations in conventional MOSFETs with realistic device structures scaled to 35-, 25-, 18-, 13-, and 9-nm channel lengths following the guidelines of the 2003 edition of the International Roadmap for Semiconductors (ITRS) [28] . Not only the individual but also the combined effects of RDD, LER, and OTV on the threshold-voltage fluctuations have been studied. Although the expectations are that the conventional MOSFETs will be replaced by ultrathin body SOI or doublegate transistors after the 45-nm technology node, recently, it has been demonstrated experimentally that the cost-efficient bulk MOSFET architecture could be successfully scaled, at an individual device level, to a 10-nm channel length [29] .
The simulations have been carried out with the Glasgow 3-D "atomistic" device simulator [4] , [30] , featuring densitygradient (DG) quantum corrections [31] , which have been carefully calibrated in respect of a real 35 nm MOSFET [32] , also used as a reference in the scaling process. Particular attention has been paid to the resolution of each individual dopant in the simulation using fine grain discretization and DG quantum corrections for both electrons and holes. This avoids the arbitrary doping smearing [20] and/or the splitting of the Coulomb potential of the individual dopants into long-and short-range components [33] .
In the next section, we outline the simulation methodology, focusing mainly on the accurate resolution of every single dopant in the active region of the transistor. In Section III, we describe the original 35 nm reference MOSFET, the calibration, the scaling approach, and the characteristics of the scaled 25-, 18-, 13-, and 9-nm channel-length transistors. The simulation results are presented in Section IV, and the conclusions from the whole study are drawn in Section V.
II. SIMULATION APPROACH
The study of the threshold-voltage fluctuations was carried out using 3-D drift-diffusion (DD) simulations. The DD approximation does not capture nonequilibrium carrier transport effects and therefore underestimates the on-state drain current in decanano and nanometer scale devices. However, it is perfectly adequate for calculating the threshold voltage and its variations based on a current criterion in the subthreshold 0018-9383/$20.00 © 2006 IEEE region when the Poisson equation is decoupled from the current continuity equation; the electrostatics dominate the device behavior and the current density depends exponentially on the surface potential and its fluctuations [30] . Even at very short channel lengths, the DG quantum corrections implemented in our simulator capture well the effects associated with direct source-to-drain tunneling, which become noticeable below 10-nm channel length, and reproduce accurately the results from nonequilibrium Green's function (NEGF) simulations [34] .
In the case of RDD simulations, the generation of the random dopant distribution is based on the continuous doping distributions obtained from the full process simulation of the reference and the scaled devices. Following the methodology described in [20] , all sites of the silicon lattice covering the simulated device are scanned one by one. Dopants are introduced randomly in the sites with a probability given by the corresponding dopant-to-silicon concentration ratio using a rejection technique. Each dopant is assigned to the eight surrounding mesh nodes using the cloud-in-cell (CIS) technique commonly used in Monte Carlo simulations.
With less than 10 dopants in the channel depletion region in most of the simulated devices, the resolution of each individual dopant becomes very important. However, the resolution of individual charges in "atomistic" simulations using a fine mesh creates problems [33] . Due to the use of Boltzmann or FermiDirac statistics in the classical drift-diffusion approach, the electron concentration follows the electrostatic potential gained from the solution of the Poisson equation. As a result, a significant amount of mobile charge can become trapped (localized) in the sharply resolved Coulomb potential wells created by discrete dopant charges assigned to a fine mesh. Such trapping is unphysical since, quantum mechanically, confinement keeps the ground electron state high in the Coulomb well. The artificial charge trapping increases the resistance of the source/drain regions and modifies the depletion layer resulting in artificial lowering of the threshold voltage. Another detrimental effect of this charge trapping in classical simulations is the strong sensitivity of the quantity of trapped charge to the mesh size. If a finer mesh is used, better resolving the singular Coulomb potential well, the amount of trapped charge increases.
Attempts to correct these problems in "atomistic" simulations have been made by charge smearing [20] , [35] or by splitting of the Coulomb potential into short-and longrange components based on screening considerations [33] . The charge-smearing approach is however purely empirical and can result in a loss of resolution with respect to "atomistic" scale effects. The splitting of the Coulomb potential into short-and long-range components also suffers from drawbacks including the arbitrary choice of the cutoff parameter and the potential double counting of the mobile charge screening. The depth of the well in the long-range potential at the point charge is also much larger than the ground state in the coulomb well and still could result in substantial charge trapping.
In this paper, we use a quantum mechanically consistent approach to resolving individual discrete dopants in an "atomistic" DD simulation using the DG approximation [36] . Typically, in the DG simulation of, for example, n-channel MOSFETs, it is sufficient to solve, self-consistently, Poisson's equation, the electron current continuity equation and the DG electron equation of state of the following [31] :
where
This takes care of the electron quantization in the Coulomb potential well associated with the donors and remedies the problems associated with the trapping of electrons in the atomistically doped source/drain regions. In order to avoid the trapping of holes in the undepleted atomistically doped substrate, we add the DG hole equation of state to the above system but without solving the hole current continuity equation
This modified system of equations is solved self-consistently using a Gummel iteration method, solving first the Poisson equation together with the modified electron and hole state equations and feeding this result into the current continuity equation in the form of a quantum corrected potential. Fig. 1(a) compares the classical and the DG quantum potential associated with the numerical solution of the nonlinear Poisson equation for a single dopant in a silicon box illustrating the role of the quantum corrections. The reduction of the mesh size around the dopant results in a better numerical resolution of the screened singular Coulomb potential and more charge trapping. At the same time, the effective quantum potential, which determines the electron concentration in the DG simulations, is practically mesh independent for mesh spacing below 0.5 nm. This results in a strong increase in the trapped electrons in the Coulomb well in the classical simulations and virtually no mesh spacing dependence of the electron charge in the well in the DG simulations, as illustrated in Fig. 1(b) . It is also important to note that the depth of the quantum potential at the charge position, which is approximately 50 mV, agrees well with the donor energy level obtained from the hydrogenic model of an impurity.
The benefits from the quantum correction in the DD numerical simulation is further clarified in the simulation of an "atomistic" silicon resistor with donor concentration N D = 1 × 10 20 cm −3 , representative of the MOSFET source and drain regions. Fig. 2 illustrates the mesh-size dependence of the statistically simulated ohmic current-voltage (I-V) characteristics of the resistor. In the purely classical "atomistic" simulations, the resistance increases with the reduction of the mesh spacing as a result of more electron trapping in the sharply resolved Coulomb wells of the donors. In the DG simulations, the resistance is practically mesh-spacing independent, although slightly higher than the resistance corresponding to continuous doping simulations. This slight increase in the resistance, associated with some remaining but mesh-size independent degree of charge trapping, could be compensated for by adjustment of the doping-concentration dependence of the mobility.
The localized doping assignment in the "atomistic" simulations and the strong variation of the electric field around the individual discrete dopants makes the direct use of the traditional concentration and field-dependent DD mobility models impossible in the RDD simulations. In order to have reasonable mobility values in the simulations, we have adopted the following approach. The mobility from the simulation of a MOSFET with continuous doping profile is mapped and stored for the relevant combinations of gate and drain voltages. In the atomistic simulation for a particular set of applied voltages, the corresponding mobility map from the continuous doping simulations is loaded and used in the atomistic devices. This approach is good enough when estimating the threshold-voltage variations, which are virtually mobility independent [30] but might be less appropriate for simulation of the on-current variations.
The LER is introduced into the simulations following the methodology described in details in [13] . The method, based on a one-dimensional Fourier synthesis, generates random gate edges from a power spectrum corresponding to a Gaussian autocorrelation function. The parameters are the correlation length Λ and the rms amplitude ∆. Similarly, the generation of the random interface determining the OTV is based on the methodology described in [14] . Fourier synthesis is used first to generate a random two-dimensional (2-D) surface from a power spectrum corresponding to an exponential autocorrelation function. This generated random surface is then quantized at the Si/SiO 2 interface into steps with height equal to the atomic spacing. Only one atomic step with height 2.8 Å is used in the following simulations.
III. CALIBRATION AND SCALING
The reference 35 nm MOSFET has a complex doping profile featuring retrograde In channel doping and source/drain pockets [32] . The continuous doping profile was obtained from carefully calibrated and comprehensive process simulation using Taurus Process [37] . The measured and simulated In-channeldoping profile and the As source/drain extension doping profile in the 35 nm device are illustrated in Fig. 3 . Note that the very low doping concentration at the interface is beneficial not only for avoiding the mobility degradation but also for reducing the RDD-induced threshold-voltage fluctuations. The Glasgow "atomistic" simulator was carefully calibrated with respect to the measured device characteristics of a wide self-averaging transistor, using a continuous doping profile in the simulations. Fig. 4 compares the experimental and simulated I D -V G characteristics at drain voltage of 850 mV illustrating good agreement. The scaling is based on the generalized scaling rules and closely follows the prescriptions of the ITRS in terms of equivalent oxide thickness (EOT), junction depth, doping, and supply voltage. The intention is also to preserve the main features of the reference 35 nm MOSFET and, in particular, to keep the channel-doping concentration at the interface as low as possible. The channel-doping concentrations in the scaled 25-, 18-, 13-, and 9-nm MOSFETs obtained from the corresponding process simulation are also illustrated in Fig. 3 . The corresponding EOT and junction depths x j of the extensions are summarized in Table I . The corresponding I D -V G characteristics are illustrated in Fig. 4 . All scaled devices have OFF current smaller than 1 µA/µm and similar threshold voltage. As mentioned before, the DD simulations underestimate the ON current and, therefore, can only be used here as a basis for relative comparison.
IV. RESULTS AND DISCUSSION
Samples of 200 microscopically different square-gate devices were simulated for each channel length and each source of intrinsic parameter fluctuations in order to extract the average and standard deviation of the threshold voltage. Fig. 5 summarizes the channel-length dependence of the thresholdvoltage standard deviation σV T and the threshold-voltage low- ering ∆V T associated with RDD. The corresponding σV T starts from 33 mV in the 35 nm transistor and steadily increases to approximately 200 mV in the 9-nm one. In the same figure, we have plotted the standard deviation of the threshold voltage obtained using the empirical expression for σV T from [38] , which is based on classical 3-D statistical simulations of idealized MOSFETs with uniform channel-doping profile and has been amended to take into account the quantization in the inversion layer
where z 0 is the inversion-layer charge centroid. Using the expression for the EOT from Table I and doping concentration N A averaged across the channel depletion layer, the expression gives rather good agreement with the results from the numerical simulations. The threshold-voltage lowering ∆V T associated with current percolation, although the valleys in the RDDinduced surface-potential fluctuations increase from virtually 0 mV in the 35 nm MOSFET to approximately 100 mV in the 9-nm transistor.
In the LER simulations, we have followed two scenarios. In the first scenario, illustrated in Fig. 6 , LER = 3∆ = 4 nm was used at all channel lengths representing the current status of lithography and following the assumption that the scaling of LER will be a very difficult task due to the molecular structure of the photoresist. In this case, the LER-related standard deviation, which is initially lower compared to RDD related one, takes over at 18-nm channel length and reaches the absurd value of almost 400 mV at 9 nm. This is complemented by approximately a 100-mV threshold-voltage lowering at 9 nm. In the second scenario, the LER follows the values prescribed by the ITRS 2003 of 1.2, 1.0, 0.75, and 0.5 nm for the 65-, 45-, 32-, and 22-nm technology nodes, respectively. In this case, the corresponding threshold-voltage fluctuations illustrated in Fig. 7 are better controlled, reaching approximately 35 mV at 9-nm channel length, and the threshold-voltage lowering remains negligible.
As illustrated in Fig. 8 , the OTV results in a 45-mV threshold-voltage standard deviation at 9-nm channel length, complemented by a steady, but relatively small, increase in the threshold voltage compared to the continuous doping simulations, which at 9 nm reaches 20 mV.
To test the statistical interactions of the different sources of intrinsic parameter fluctuations for the 35 nm reference MOSFET, we have simulated the combinations of discrete random dopants with LER [ Fig. 9(a) ], discrete random dopants with OTV [ Fig. 9(b) ], and LER with OTV [ Fig. 9(c) ]. Table II summarizes the σV T values obtained from the simulation of dual sources of fluctuation in comparison with their addition as statistically independent entities. It is clear that in this case, the different sources of intrinsic parameter fluctuations are virtually statistically independent, and the standard deviation of the threshold voltage resulting from the combined action of different sources of intrinsic parameter fluctuations can be approximated by
where σV T 1 , σV T 2 , . . . , σV T n are the threshold-voltage standard deviations obtained from the independent simulation of It is difficult to compare directly the simulation results presented in this paper to the experimental data for a variety reasons. First reliable data for parameter fluctuations can be obtained only for mature technologies that have been well tuned in mass-production conditions. Even in this case, it is difficult to separate the intrinsic parameter fluctuations from the extrinsic parameter fluctuations associated with process variations and the corresponding dimensions, thicknesses, and doping variations. When special test structures are used to access exclusively the intrinsic parameter fluctuations, it is practically impossible to separate the individual contributions of different intrinsic-parameter-fluctuation sources. In Table III , we compare σV T resulting with combined action of RDD, LER, and OTV with recent data published in [39] , [40] . In all cases, in order to scale the data for square 35 × 35 nm transistors, we have assumed that σV T ∝ 1/ √ LW . In both cases, the experimental results are very close but are slightly higher than the results of our simulations. The reasons for this could be related to technological differences, contribution from extrinsic parameter fluctuation in the measurements, as well as the omission of the intrinsic parameter fluctuations associated with the polysilicon grain boundaries in our simulations. The comparison, however, gives us the confidence that we do not exaggerate the magnitude of the intrinsic parameter fluctuations, despite the dramatic results at short channel lengths.
V. CONCLUSION
Our simulations indicate that if the technology would be able to meet the prescription of the ITRS 2003 for reducing LER, the threshold-voltage fluctuations associated with RDD will dominate the behavior of the next generation of conventional bulk MOSFETs, with σV T reaching approximately 200 mV in square devices of the 22-nm technology node. The simulations also confirm the observation in [38] that the dopingconcentration dependence of σV T is stronger than the N 0.25 A dependence assumed in most of the simple analytical models [9] . If, however, the LER remains close to the current levels, due to fundamental problems with the molecular structure of the photoresist, then the LER-induced intrinsic parameter fluctuations could take over from the RDD somewhere beyond the 45-nm technology node and could reach more than 300 mV at the 22-nm technology node. Until the end of the 2003 edition of the ITRS, the OTV-induced intrinsic parameter fluctuations remain lower than the RDD and LER-induced fluctuations in the two scenarios outlined above.
